



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
-----------------	-------------	----------------------	---------------------	------------------

10/500,131

06/25/2004

Richard C Mader

1679-52/JLW

7371

38735 7590 03/19/2007

DIMOCK STRATTON LLP
20 QUEEN STREET WEST SUITE 3202, BOX 102
TORONTO, ON M5H 3R3
CANADA

EXAMINER

TRUJILLO, JAMES K

ART UNIT

PAPER NUMBER

2116

SHORTENED STATUTORY PERIOD OF RESPONSE	MAIL DATE	DELIVERY MODE
--	-----------	---------------

3 MONTHS

03/19/2007

PAPER

Please find below and/or attached an Office communication concerning this application or proceeding.

If NO period for reply is specified above, the maximum statutory period will apply and will expire 6 MONTHS from the mailing date of this communication.

Office Action Summary	Application No. 10/500,131	Applicant(s) MADTER ET AL.	
	Examiner James K. Trujillo	Art Unit 2116	

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --
Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

Status

- 1) ☒ Responsive to communication(s) filed on 27 December 2006.
- 2a) ☒ This action is **FINAL**. 2b) ☐ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

Disposition of Claims

- 4) ☒ Claim(s) 1,2,4-10 and 12-20 is/are pending in the application.
- 4a) Of the above claim(s) _____ is/are withdrawn from consideration.
- 5) ☐ Claim(s) _____ is/are allowed.
- 6) ☒ Claim(s) 1,2, 4-10 and 12-20 is/are rejected.
- 7) ☐ Claim(s) _____ is/are objected to.
- 8) ☐ Claim(s) _____ are subject to restriction and/or election requirement.

Application Papers

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☐ The drawing(s) filed on _____ is/are: a) ☐ accepted or b) ☐ objected to by the Examiner.
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

Priority under 35 U.S.C. § 119

- 12) ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☐ All b) ☐ Some * c) ☐ None of:
1. ☐ Certified copies of the priority documents have been received.
 2. ☐ Certified copies of the priority documents have been received in Application No. _____.
 3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

* See the attached detailed Office action for a list of the certified copies not received.

Attachment(s)

- | | |
|--|---|
| 1) <input type="checkbox"/> Notice of References Cited (PTO-892) | 4) <input type="checkbox"/> Interview Summary (PTO-413)
Paper No(s)/Mail Date. _____ |
| 2) <input type="checkbox"/> Notice of Draftsperson's Patent Drawing Review (PTO-948) | 5) <input type="checkbox"/> Notice of Informal Patent Application |
| 3) <input type="checkbox"/> Information Disclosure Statement(s) (PTO/SB/08)
Paper No(s)/Mail Date _____ | 6) <input type="checkbox"/> Other: _____ |

DETAILED ACTION

1. It is hereby acknowledged that the following papers have been received and placed of record in the file:

2. Claims 1, 2, 4-10 and 12-20 are presented for examination.

5

Claim Objections

3. Claims 8 and 9 are objected to because of the following informalities:

a. Regarding claim 8, on line 4, "a FLASH" should be changed to "the FLASH" to prevent the claim from being indefinite for failing to particularly point out and distinctly claim the subject matter.

10

b. Regarding claim 9, on line 1, "and the processor of claim 8" should be inserted following "port" and "further" should be "inserted" before "comprising" to prevent the claim from being indefinite for failing to particularly point out and distinctly claim the subject matter.

c. Regarding claim 9, on line 2, "an internal", should be changed to "the internal" to prevent the claim from being indefinite for failing to particularly point out and distinctly claim the subject matter.

15

d. Regarding claim 9, on line 2, "the" should be inserted before "storing" to prevent the claim from being indefinite for failing to particularly point out and distinctly claim the subject matter.

20

Art Unit: 2116

e. Regarding claim 9, on line 4, "a FLASH" should be changed to "the FLASH" to prevent the claim from being indefinite for failing to particularly point out and distinctly claim the subject matter.

f. Regarding claim 9, on line 4, "the" should be inserted before "storing" to prevent the claim from being indefinite for failing to particularly point out and distinctly claim the subject matter.

g. Regarding claim 9, on lines 5-6, "; and the processor of claim 8" should be removed.

Specifically, as currently amended claim 9 introduces indefiniteness because it cannot be determined if the memories are the same memories as those in claim 8. Further, the way claim 9 is currently written claim 8 would be indefinite because the limitations of claim 8 would follow those of claim 9.

Appropriate correction is required.

Claim Rejections - 35 USC § 103

4. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

5. Claims 1-3 and 6-13 and rejected under 35 U.S.C. 103(a) as being unpatentable over Mirov et al., U.S. Patent 6,138,236 in view of Cooper et al., U.S. Patent 5,805, 882 (cited in IDS).

Art Unit: 2116

6. Regarding claim 1, Mirov teaches a boot method for use in a mobile device having FLASH memory storing boot instructions and a key value stored (public key) in a security location (secured microcode 51), having an internal read-only memory storing boot program code (unsecured micocode 58) and a predetermined security value (unsecured microcode, col. 4,

5 lines 8-17), the boot program code stored in the read-only memory performing the steps of:

a. reading a key value from a security location in the FLASH memory (authentication section and digital signature in flash PROM, col. 3, lines 56-65, col. 4, lines 8-17 and figure 2);

10 b. comparing the key value to a predetermined security value stored in the internal memory (comparing verification hash with data hash, col. 4, lines 18-26 and col. 5, lines 6-15); and

15 c. depending on the result of the comparison of the key value to the predetermined security value jumping to the FLASH memory for execution of the boot instructions stored therein (permitted to execute based on the verification hash and data hash comparison, col. 4, lines 18-25).

Mirov does not explicitly disclose having a serial port and selectively polling the serial port for activity based on the result of the comparison.

Cooper teaches a serial port and selectively polling a port if a flash ROM is corrupted (col. 3, lines 18-26). Cooper further provides the advantage of allowing a flash ROM to be
20 updated to a known valid state even if the computer system is unable to boot up because of among other things the flash ROM is corrupted (col. 3, lines 18-26).

It would have been obvious to one of ordinary skill in the art, having the teachings of Mirov and Cooper before them at the time the invention was made to modify Mirov to include selectively polling a serial port based on a comparison of a key value if a flash ROM is corrupted as taught by Cooper.

5 One of ordinary skill in the art would have been motivated to make this modification in order to achieve the advantage of allowing a flash ROM to be updated to a known valid state even if the computer system is unable to boot. Mirov teaches that a comparison will fail if a flash ROM is corrupted (col. 4, lines 18-26). Further, Cooper teaches polling a parallel port, however it would have been obvious to one of ordinary skill in the art to modify the teaching of
10 Cooper to be used in a serial port because type of port is an obvious modification know to those of ordinary skill in the art. Modifying Cooper to use a serial port would provide the same advantages as those used in a parallel port.

7. Regarding claim 2, Mirov together with Cooper taught the method according to claim 1, as described above. Cooper teaches that the polling is performed if the Flash ROM is corrupted.
15 Mirov teaches that a Flash ROM is corrupted if the key value does not match the predetermined security value. Therefore, together they teach that the polling is performed if the key value does not match the predetermined security value.

8. Regarding claim 6, Mirov and Cooper taught the method according to claim 1, as described above. Mirov teaches wherein the predetermined security value is stored in a
20 BootROM located in a mobile device (the flash PROM of Mirov is boot ROM, col. 1, lines 25-46 and col. 3, lines 44-55).

Art Unit: 2116

9. Regarding claim 7, Mirov together with Cooper taught the method according to claim 1, as described above. Mirov further teaches wherein the step of reading is performed in response to a reset command (the microcode is executed on the initial boot up of a computer system which includes a reset command, col. 1, lines 25-34).

5 10. Regarding claim 8, Mirov together with Cooper taught the claimed method therefore together they also teach the claimed processor that carries out the claimed method.

11. Regarding claim 9, Mirov together with Cooper taught processor according to claim 8, as described above. Mirov further teaches an apparatus for use in a mobile device having a serial port, comprising:

- 10 a. an internal read-only memory storing boot program code and a predetermined security value (secured microcode 51Public Key in section 45 of Boot Prom 18, figure 2);
- b. a FLASH memory storing boot instruction and having a security location for storing a key value (signature in section 55 of Boot Prom 18, figure 2); and
- the processor of claim 8.

15 12. Regarding claim 10, Mirov together with Cooper taught the apparatus according to claim 9, as described above. Mirov further teaches wherein the internal memory memory comprises a BootROM (col. 2, lines 53-64 and col. 3, lines 56-65).

13. Regarding claim 11, Mirov together with Cooper taught the apparatus according to claim 9, as described above. Mirov further teaches wherein the second memory means comprises a

20 FLASH memory (col. 3, liens 56-65).

14. Regarding claim 12, Mirov together with Cooper taught the apparatus according to claim 9, as described above. Mirov further teaches comprising a reset means in communication with

Art Unit: 2116

the processor for initiating reset process (wherein a startup is interpreted to include a reset, col. 3, line 36). Cooper also teaches further comprising a reset means in communication with the processor for initiating reset process (col. 3, lines 13-27).

15. Regarding claim 13, Mirov together with Cooper taught the apparatus according to claim 9, as described above. Mirov further teaches wherein the processor compares the key value and said predetermined security value in response to initiation of a reset process (col. 3, lines 14-35).

16. Claims 4, 5 and 14-20 are rejected under 35 U.S.C. 103(a) as being unpatentable over Applicant's Admitted Prior Art (AAPA) in view of Mirov and Cooper.

17. Regarding claim 4, AAPA teaches a boot method for use in a mobile device having FLASH memory storing boot instructions, having internal memory, and having a serial port (figure 1), comprising the steps of:

the step of downloading code into internal SRAM located in the mobile device (paragraph [0005]).

AAPA does explicitly disclose reading a key value from a security location in the FLASH memory; comparing the key value to a predetermined security value stored in the internal memory; and selectively polling the serial port for activity based on the result of the comparison; wherein the polling is performed if the key value does not match the predetermined security value; and wherein the downloading is in response to a detection of serial port activity.

Mirov teaches a boot method for use in a mobile device having FLASH memory storing boot instructions, having internal memory comprising the steps of:

Art Unit: 2116

reading a key value from a security location in the FLASH memory (authentication section and digital signature in flash PROM, col. 3, lines 56-65, col. 4, lines 8-17 and figure 2);

comparing the key value to a predetermined security value stored in the internal memory

5 (comparing verification hash with data hash, col. 4, lines 18-26 and col. 5, lines 6-15).

Mirov is in the same field of endeavor as that of AAPA in that both are directed toward booting a computer. Mirov further provides the advantage of easily authenticating firmware (col. 1 line 65 through col. 2, line 3 and col. 5, lines 33-50).

It would have been obvious to one of ordinary skill in the art, having the teachings of
10 AAPA and Mirov before them at the time the invention was made to modify the system of AAPA to include reading a key value and comparing the key value as taught by Mirov.

One of ordinary skill in the art would have been motivated to make this modification in order to provide the advantage of easily authenticating firmware in view of Mirov.

Cooper teaches selectively polling a port if a flash ROM is corrupted (col. 3, lines 18-26).

15 Cooper further provides the advantage of allowing a flash ROM to be updated to a known valid state even if the computer system is unable to boot up because of among other things the flash ROM is corrupted (col. 3, lines 18-26).

It would have been obvious to one of ordinary skill in the art, having the teachings of AAPA and Cooper before them at the time the invention was made to modify the system and in
20 particular the serial port of AAPA to include selective polling the as taught by Cooper.

One of ordinary skill in the art would have been motivated to make this modification in order to achieve the advantage of allowing a flash ROM to be updated to a known valid state

Art Unit: 2116

even if the computer system is unable to boot. Mirov teaches that a comparison will fail if a flash ROM is corrupted (col. 4, lines 18-26). Further, Cooper teaches polling a parallel port, however it would have been obvious to one of ordinary skill in the art to modify the teaching of Cooper to be used in a serial port because type of port is an obvious modification know to those of ordinary skill in the art. Modifying Cooper to use a serial port would provide the same advantages as those in a parallel port.

18. Regarding claim 5, AAPA together with Mirov and Cooper taught the method according to claim 4, as described above. Cooper teaches further comprising the step of executing an instruction in the downloaded code (booting the computer col. 11, lines 1-18).

19. Regarding claim 18, AAPA teaches a method for bootup of a computing device, the computing device comprising a serial port and internal memory comprising FLASH memory (FLASH memory 18) and a BootROM memory comprising BootROM code (BootROM 14, figure 1) comprising the steps of:

- a. executing instructions stored in the BootROM code (paragraph [0004]);
- b. polling the serial port for activity (paragraph [0005]);
- c. downloading new code into internal memory through the serial port in response to a detections of serial port activity (paragraph [0005]).
- d. transferring execution to instructions in the new code (paragraph [0005]).

AAPA does not explicitly disclose the BootROM to read a key value from a security location in the FLASH memory, the key value being independent of the contents of the FLASH

Art Unit: 2116

memory; the BootROM code to compare the key value to a predetermined security value stored in the BootROM memory; on the condition that the comparison shows a match between the key value and the predetermined security value, executing instructions in the BootROM code to transfer execution to instructions stored in a boot location in the FLASH memory; and wherein

5 the polling, the downloading and the transferring is on the condition that the comparison shows a mismatch between the key value and the predetermined security value.

Mirov teaches a BootROM (section 45 of PROM 18, figure 2) to read a key value from a security location in a FLASH memory (signature 57 in section 55 of PROM 18, figure), the key value being independent of the contents of the FLASH memory (wherein the signature is

10 interpreted to be independent from the contents of the FLASH memory because does not depend on the contents of the FLASH memory) and the BootROM code to compare the key value to a predetermined security value stored in the BootROM memory (inherent in order to calculate and compare the hash, col. 4, lines 14-26) and on condition that the comparison shows a match between the key value, executing instruction in the BootROM code to transfer execution to

15 instructions in a boot location in a FLASH memory (unsecured code is permitted to execute, col. 4, line 20-22). Mirov further provides the advantage of easily authenticating firmware (col. 1 line 65 through col. 2, line 3 and col. 5, lines 33-50).

It would have been obvious to one of ordinary skill in the art, having the teachings of AAPA and Mirov before them at the time the invention was made to modify the BootROM and
20 FLASH memory of AAPA to include a key value and a predetermined security value and comparing them as taught by Mirov.

One of ordinary skill in the art would have been motivated to make this modification in order to provide the advantage of easily authenticating firmware in view of Mirov.

Cooper teaches on the condition that the comparison shows a mismatch between the a key value and a predetermined security value:

5 polling a port for activity (polling a port if a Flash ROM is corrupted, col. 3, lines 18-26);
 downloading new code in response to a detection of port activity (updating the Flash ROM, col. 3, lines 18-26); and

transferring execution to instruction in the new code (Cooper suggests this when updating the Flash ROM).

10 Cooper provides the advantage of allowing a flash ROM to be updated to a known valid state even if the computer system is unable to boot up because of among other things the flash ROM is corrupted (col. 3, lines 18-26).

It would have been obvious to one of ordinary skill in the art, having the teachings of AAPA and Cooper before them at the time the invention was made to modify the system and in
15 particular the serial port of AAPA to include selective polling the as taught by Cooper.

One of ordinary skill in the art would have been motivated to make this modification in order to achieve the advantage of allowing a flash ROM to be updated to a known valid state even if the computer system is unable to boot. Mirov teaches that a comparison will fail if a flash ROM is corrupted (col. 4, lines 18-26). Further, Cooper teaches polling a parallel port,
20 however it would have been obvious to one of ordinary skill in the art to modify the teaching of Cooper to be used in a serial port because type of port is an obvious modification know to those

Art Unit: 2116

of ordinary skill in the art. Modifying Cooper to use a serial port would provide the same advantages as those in a parallel port.

20. Regarding claims 19 and 20, AAPA together with Mirov and Cooper taught the claimed method therefore together they also teach the claimed program product and claimed apparatus.

5 21. Regarding claim 14, AAPA together with Mirov and Cooper taught the claimed method, as per claim 18, Mirov and Cooper also claimed apparatus according to claim 9. AAPA further teaches wherein the first internal memory is located on an ASIC (BootROM 14 in ASIC 2, figure 1).

22. Regarding claim 15, AAPA together with Mirov and Cooper taught the claimed method,
10 as per claim 18, therefore together they teach the claimed apparatus according to claim 9, for the same reasons. AAPA further teaches wherein a processor is located on an ASIC (processor 4, figure 1).

23. Regarding claim 16, AAPA together with Mirov and Cooper taught the claimed method, as per claim 18, therefore together they teach the claimed apparatus according to claim 9, for the
15 same reasons. AAPA further teaches wherein a processor comprises a microcontrol unit connected to the serial port (DSP 4 together with MCU 6, figure 1).

24. Regarding claim 17, AAPA together with Mirov and Cooper taught the claimed method, as per claim 18, therefore together they teach the claimed apparatus according to claim 9, for the same reasons. AAPA further teaches wherein the processor comprises a digital signal processor
20 connected the memory means (DSP is coupled to FLASH 18, figure 1).

Response to Arguments

Art Unit: 2116

25. Applicant's arguments filed 12/27/06 have been fully considered but they are not persuasive.

26. Applicant argues in substance that Mirov does not teach comparing a key value to a predetermined security value stored in internal memory. The examiner disagrees. Mirov

5 generates a data hash value using the unsecured code and a verification hash value using a public key with a digital signature and compares the data hash to a verification hash. Hash values are merely converts a variable length input to a fixed length output. For a given input the hash value will generate the same output. For a predetermined input a hash will generate a predetermined output. In Mirov, the inputs are predetermined therefore the hash values are predetermined.

10 Thus the values to be compared, even if hashed, are predetermined.

27. Applicant argues in substance that there is no motivation to combine Mirov with Cooper. The examiner disagrees. Motivation has been provided, as addressed in the previous office action and shown above in the rejection of claim 1. Applicant's arguments are not understood.

Applicant states:

15 "However, Cooper itself states:

In this manner, the flash ROM can be updated to a known valid state, even if the computer system is unable to boot up because of, among others, the corruption of the flash ROM. (col. 3, lines 23-26).

20 Thus, it appears that Cooper teaches the very "advantage" that is said in the Detailed Action to provide a motivation to modify Mirov with Cooper. In other words, there must not be any motivation at all, as Cooper apparently provides just what the person of ordinary skill in the art is said to have sought: "allowing a flash ROM to be updated to a known valid state even if the
25 computer system is unable to boot." A person ordinarily skilled in the art, looking to provide a system that allows a flash ROM to be updated to a known valid state, would have no reason to modify Mirov with Cooper."

Specifically, Applicant acknowledges that Cooper clearly provides motivation, which is

30 where the motivation comes from that is used in the rejection. This is an advantage that would

Art Unit: 2116

be desirable in Mirov. Further, “There are three possible sources for a motivation to combine references: the nature of the problem to be solved, the teachings of the prior art, and the knowledge of persons of ordinary skill in the art.” In re Rouffet, 149 F.3d 1350, 1357, 47 USPQ2d 1453, 1457-58 (Fed. Cir. 1998). Also, rationale different from Applicant’s is

5 permissible. The reason or motivation to modify the reference may often suggest what the inventor has done, but for a different purpose or to solve a different problem. It is not necessary that the prior art suggest the combination to achieve the same advantage or result discovered by applicant. >See, e.g., In re Kahn, 441 F.3d 977, 987, 78 USPQ2d 1329, 1336 (Fed. Cir. 2006) (motivation question arises in the context of the general problem confronting the inventor rather
10 than the specific problem solved by the invention); Cross Med. Prods., Inc. v. Medtronic Sofamor Danek, Inc., 424 F.3d 1293, 1323, 76 USPQ2d 1662, 1685 (Fed. Cir. 2005) (“One of ordinary skill in the art need not see the identical problem addressed in a prior art reference to be motivated to apply its teachings.”);< In re Linter, 458 F.2d 1013, 173 USPQ 560 (CCPA 1972) (discussed below); In re Dillon, 919 F.2d 688, 16 USPQ2d 1897 (Fed. Cir. 1990), cert. denied,
15 500 U.S. 904 (1991) (discussed below). Although Ex parte Levengood, 28 USPQ2d 1300, 1302 (Bd. Pat. App. & Inter. 1993) states that obviousness cannot be established by combining references “without also providing evidence of the motivating force which would impel one skilled in the art to do what the patent applicant has done” (emphasis added), reading the quotation in context it is clear that while there must be motivation to make the claimed invention,
20 there is no requirement that the prior art provide the same reason as the applicant to make the claimed invention.

Therefore, there is motivation to combine Cooper with Mirov.

Conclusion

28. **THIS ACTION IS MADE FINAL.** Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE
5 MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37
CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event,
10 however, will the statutory period for reply expire later than SIX MONTHS from the mailing date of this final action.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to James K. Trujillo whose telephone number is (571) 272-3677. The examiner can normally be reached on M-F (8:00 am - 5:30 pm).

15 If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Rehana Perveen can be reached on (571) 272-3676. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Art Unit: 2116

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.



James K. Trujillo
Primary Examiner
Technology Center 2100